
Apiary: An OS for the Modern FPGA

Katie Lim^{1,2}, Matthew Giordano¹, Irene Zhang², Baris Kasikci¹, Tom Anderson¹

¹University of Washington, ²Microsoft Research



Outline

Motivation


Apiary Goals

Use-case Study


Apiary Architecture

Conclusion

PCIe-attached, hosted by CPU (e.g. AWS F1/F2 EC2)




PCIe-attached, hosted by CPU (e.g. AWS F1/F2 EC2)




PCIe-attached, hosted by CPU (e.g. AWS F1/F2 EC2)

Direct-attached



PCIe-attached, hosted by CPU




Pros:

- Full OS service support
- Flexible CPU "fallback"

Cons:

- X Higher and unpredictable latency
- "Wasting" CPU capacity

Direct-attached



Pros:

- Short, predictable path to accelerator
- Improved efficiency

Cons:

- No familiar OS abstractions
- X Less flexible hardware infrastructure

Outline

Motivation

Apiary Goals

Use-case Study

Apiary Architecture

Conclusion

Apiary Goals

Design a system to provide OS features without software or CPU assistance

- High-level interfaces: common set of OS-like services for productivity and portability
- Modularity: applications and services can compose with each other and be easily added or removed
- **Isolation:** prevent unintended or malicious interactions between elements

Focus on hardware interactions within the FPGA, because of direct-attached

Prior work assumes CPU-mediation and focuses on CPU-FPGA interactions

Apiary System Model

- Microkernel: all processing elements should be able to compose with each other via message passing over a generic interconnect
- Elements are both application accelerators and services
 - Application accelerators: video encoder, compression, ML, etc.
 - Services: TCP stack, memory allocation, storage, etc.
- Application accelerators may have multiple users or may misbehave

Questions to Ponder

How do elements communicate...

- ...generically
- ...scalably
- ...safely

How do we create abstractions for...

- ...concurrency
- ...diverse application accelerators
- ...I/O

What is our isolation model for...

- ...memory
- ...I/O
- …failures

Outline

Motivation


Apiary Goals

Use-case Study


Apiary Architecture

Conclusion


Imagine we're accelerating video encoding in a video processing pipeline




• I/O interfaces are board-specific




• I/O interfaces are board-specific




• I/O is low-level






Inter"process" communication

- Network on chip (NoC): Router-based hardware interconnect within a system on chip (SoC) that routes messages between processing elements
- Can use a variety of topologies, routing algorithms
 - Common for hardware efficiency: 2D mesh, lossless, static routing
- Beneficial for scalability, modularity




17

Adding Communication




How do we prevent unintentional accelerator communication?


Imagine introducing a third-party accelerator




How do we handle more requests?




How do we handle more requests?




How do we control memory access?




How do we control memory access?




What if there are more streams than accelerators?



What if there are more streams than accelerators?




What if there are more streams than accelerators?



What happens on failures?

Hardware is typically assumed to be correct all the time, but that's not always



Outline


Motivation

Apiary Goals

Use-case Study


Apiary Architecture


Conclusion




NoC infrastructure to provide IPC channels **NoC Router Apiary** Monitor Video Memory App 1 Network Encode Mgmt. (2) App 2 Load Video Compress Balance Encode

Tile logic is similar to a process or thread **NoC Router Apiary** Monitor Video Memory App 1 Network Encode Mgmt. (2) App 2 Video Load Compress Balance Encode







Conclusion

- FPGAs have been deployed in the datacenter, but are difficult to develop on due to lack of infrastructure and growing complexity
- We invite people to join us in thinking about these issues in order to unlock the potential of FPGAs. My personal favorites:
 - What less "conventional" OS abstractions could be relevant here?
 - How do you virtualize elements?
 - What does failure in one element mean for other elements?
- If you're interested in hardware system services: Apiary's network stack is already built and open-source (https://github.com/beehive-fpga/beehive)
 - Lim et al., "Beehive: A Modular Flexible Network Stack for Direct Attached Accelerators." MICRO '24