Simultaneous Multithreading on x86_64 Systems:
An Energy Efficiency Evaluation

Robert Schöne  Daniel Hackenberg  Daniel Molka
Center for Information Services and High Performance Computing (ZIH)
Technische Universität Dresden, 01062 Dresden, Germany
{robert.schoene, daniel.hackenberg, daniel.molka}@tu-dresden.de

ABSTRACT
In recent years, power consumption has become one of the most important design criteria for microprocessors. CPUs are therefore no longer developed with a narrow focus on raw compute performance. This means that well-established processor features that have proven to increase compute performance now need to be re-evaluated with a new focus on energy efficiency. This paper presents an energy efficiency evaluation of the symmetric multithreading (SMT) feature on state-of-the-art x86_64 processors. We use a mature power measurement methodology to analyze highly sophisticated low-level microbenchmarks as well as a diverse set of application benchmarks. Our results show that—depending on the workload—SMT can be at the same time advantageous in terms of performance and disadvantageous in terms of energy efficiency. Moreover, we demonstrate how the SMT efficiency has advanced between two processor generations.

1. INTRODUCTION
Hardware multithreading is an established technique to increase processor throughput by handling multiple threads in parallel. It can be distinguished into temporal multithreading (TMT) and simultaneous multithreading (SMT). While TMT processors can only issue instructions from a single thread in one cycle, SMT processors are able to issue instructions from multiple threads concurrently. The first SMT-capable system was installed in 1988. Intel added simultaneous multithreading to the popular x86 family with the Netburst microarchitecture (e.g., Pentium 4). The brand name for this technology is Hyper-Threading (HT). It provides two threads (logical processors) per core and still is available in many Intel processors.

The primary objective of multithreading is to improve the throughput of pipelined and superscalar architectures. Working on multiple threads provides more independent instructions and thereby increases the utilization of the hardware as long as the threads do not compete for the same crucial resource (e.g., bandwidth). However, MT may also decrease the performance of a system due to contention for shared hardware resources like caches, TLBs, and re-order buffer entries. Harmful effects such as cache and TLB thrashing can be the result.

Many scientific studies have investigated the effectiveness of SMT in general and HT in particular. In this paper we re-evaluate this technique with a new focus: Does HT increase the power consumption of the processor, and if so, does this outweigh the performance advantage so that the overall energy requirement to carry out a given task increases? The question is even more difficult to answer when considering the fact that the answer strongly depends on the type of workload that is executed. This paper contributes an energy efficiency study of Hyper-Threading using a mature power measurement methodology and two state-of-the-art x86_64 Intel microarchitectures (Westmere-EP and Sandy Bridge). We analyze the impact of HT on the power consumption when running synthetic benchmarks as well as a rich set of application benchmarks from the SPEC CPU and OMP benchmark suites.

2. RELATED WORK
Ungerer et al. describe the different types of hardware multithreading that are implemented in processors along with their advantages and shortcom-
ings [13]. Tullsen et al. focus on simultaneous multithreading (SMT) and illustrate the substantially increased complexity of the processor design [12]. Hyper-Threading is the most common type of SMT and has been described in [8, 6]. A recent performance evaluation of Nehalem cluster has demonstrated that the performance improvement of HT is highly application dependent [11]. Li et al. [7] model the effects of SMT on power consumption for POWER4-like architectures. They conclude that the IBM implementation of SMT can significantly improve energy efficiency.

A set of synthetic low-level benchmarks that allows to determine the performance of data transfers within shared memory x86_64 systems has been presented in [9, 4]. They have been further extended to determine the energy consumption of accesses to different levels in the memory hierarchy and performing arithmetic operations on two-socket AMD and Intel systems [10]. This study has shown first signs that the use of Hyper-Threading introduces a significant power consumption overhead while not providing any performance advantage. In this paper we build upon the results of [10] in order to investigate how the more recent Sandy Bridge microarchitecture performs and how this effect translates to real applications as represented by the benchmarks SPEC OMP [1] and SPEC CPU2006 [5].

3. EXPERIMENTAL SETUP

3.1 Test System Hardware

We use two state-of-the-art x86_64 test systems to evaluate the energy efficiency of the multithreading implementation (HT) of two different generations of Intel processors. One test system is based on the most current dual socket Intel Xeon processors (Westmere-EP). This processor features six cores with SSE units, private L1 and L2 caches and a shared L3 cache. The second test system is based on the most recent Intel processor family (Sandy Bridge). This processor features four cores with AVX units and a similar memory subsystem. Table 1 lists the test system configuration in detail.

Both of the test systems are highly power optimized with only indispensable components installed. The power supplies of both systems are very efficient and the Dell system additionally features low-power DRAM modules. Due to the unavailability of dual socket Sandy Bridge processors, we compare a single socket Sandy Bridge system with a dual socket Westmere-EP machine. In order to ensure a fair comparison, we do not look at absolute power consumption numbers, but only relative changes, i.e. the percentage difference of the power and energy consumption when running a workload with SMT enabled or disabled. Moreover, we compare workloads that—while using all available cores of the system—perform almost no communication between the individual threads. Finally, we ensure that memory allocation of each thread occurs locally, so that no significant inter-socket communication occurs on the dual socket machine.

3.2 Software Workloads

The highly optimized microbenchmarks [9, 4] allow us to determine the data throughput of different instruction types that access well-defined locations within the memory hierarchy. Either n (on an n-core system with HT disabled) or 2n (HT enabled) threads perform a uniform workload consisting of independent operations that on disjoint memory regions. The innermost benchmark routines are written in highly optimized assembly code that achieves near peak bandwidth for every cache level as well as main memory. One thread per core is generally sufficient to fully utilize the data paths, leaving little to no potential for performance increases through the use of HT. With HT enabled, the execution units and caches are concurrently stressed by two threads per core that both achieve roughly half of the peak per-core throughput. The existing bench-

<table>
<thead>
<tr>
<th>Table 1: Hardware Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>System</strong></td>
</tr>
<tr>
<td>Dell PowerEdge R510</td>
</tr>
<tr>
<td><strong>Processor</strong></td>
</tr>
<tr>
<td>2x Xeon X5670</td>
</tr>
<tr>
<td><strong>Core clock</strong></td>
</tr>
<tr>
<td>2.93 GHz (Turbo 3.33 GHz)</td>
</tr>
<tr>
<td><strong>Uncore clock</strong></td>
</tr>
<tr>
<td>2.66 GHz</td>
</tr>
<tr>
<td><strong>TDP</strong></td>
</tr>
<tr>
<td>95 W</td>
</tr>
<tr>
<td><strong>Codename</strong></td>
</tr>
<tr>
<td>Westmere-EP</td>
</tr>
<tr>
<td><strong>FPU</strong></td>
</tr>
<tr>
<td>2x 128 Bit (SSE)</td>
</tr>
<tr>
<td><strong>L1 cache</strong></td>
</tr>
<tr>
<td>2x 32 KiB per core</td>
</tr>
<tr>
<td><strong>L2 cache</strong></td>
</tr>
<tr>
<td>256 KiB per core</td>
</tr>
<tr>
<td><strong>L3 cache</strong></td>
</tr>
<tr>
<td>12 MiB per chip</td>
</tr>
<tr>
<td><strong>IMC channels</strong></td>
</tr>
<tr>
<td>3x RDDR3</td>
</tr>
<tr>
<td><strong>Memory type</strong></td>
</tr>
<tr>
<td>PC3L-10600R</td>
</tr>
<tr>
<td><strong>Memory size</strong></td>
</tr>
<tr>
<td>12 GiB (6x 2 GiB)</td>
</tr>
<tr>
<td><strong>Chipset</strong></td>
</tr>
<tr>
<td>Intel 5520</td>
</tr>
<tr>
<td><strong>Power supply</strong></td>
</tr>
<tr>
<td>Dell 480W</td>
</tr>
<tr>
<td><strong>OS</strong></td>
</tr>
<tr>
<td>Linux 2.6.38</td>
</tr>
</tbody>
</table>

1This is in fact a desktop class CPU (Core i7). However, almost identical results were obtained on a pre-production Intel Xeon 1280 test system. The Xeon system showed some stability issues and we therefore present the Core i7 results.
marks have been extended to use AVX instructions on the Sandy Bridge platform in order to fully utilize the 256 Bit wide execution units and data paths. We also run a subset of the SPEC CPU2006 application benchmarks on our test systems. Officially submitted SPEC CPU2006 results from HT-capable systems are often generated with HT enabled to improve the overall benchmark performance. In our study we focus on the integer part of SPEC CPU2006 as we found these benchmarks to be more sensitive to the use of HT. We focus on the throughput mode of the benchmark (rate instead of speed) that runs multiple copies of the same serial workload on all available cores. To avoid unnecessary complexity, we use the base configuration that allows for just one set of compiler flags for all benchmarks instead of individually tuned configurations (peak). We omit benchmarks that do not run on our Westmere-EP test system due to an excessive per-core memory footprint (400, 401, 429). Our application study is complemented with measurements of the SPEC OMP benchmark suite that includes floating-point intense, OpenMP parallelized workloads from different fields of High Performance Computing. However, these benchmarks are not suitable for our single-socket four-core test system, as no official submission is available to serve as a performance reference. Our compiler setup for all SPEC benchmarks is listed in Table 2. We run three iterations of each benchmark and present the average of all three runs in Section 4.2. Similar to previously submitted SPEC results we enable the Turbo Boost for the SPEC CPU2006 benchmarks, but not for SPEC OMP.

3.3 Power Measurement

For both the synthetic and the application benchmarks we measure the power consumption using a ZES Zimmer LMG450 power analyzer attached to the power supply of each test system. This device provides highly accurate power consumption data with a sampling frequency of 20 Hz. The power consumption data is collected by dedicated hardware and software components [10]. Using the benchmark runtime and the power consumption data (in Watts) we then calculate the overall energy consumption of the workload. The power and energy data is merged with the standard benchmark results in a post mortem step, thereby effectively eliminating any measurement overhead.

4. RESULTS

4.1 Synthetic Benchmarks

Figure 2 illustrates the power and performance impact of Hyper-Threading on low-level benchmark routines that execute either load or add or mul instructions to access different levels of the memory hierarchy. While the accumulated throughput of all benchmark threads is only impacted slightly,
the additional power demand in the HT enabled case on the Westmere-EP system is evident, reaching up to 10%. In previous work on a different dual socket test system we have measured a 40-Watts premium for some SSE2 packed integer operations without any notable performance advantage. The extent to which the power consumption increases is highly proportional with the overall data throughput. In contrast to Westmere or Nehalem processors, the new Sandy Bridge architecture does not show this behavior at all. This demonstrates a considerable improvement of the power efficiency of Intel’s SMT implementation. The interesting question now is whether and how this advancement translates from synthetic benchmarks to an improved energy efficiency of real applications.

4.2 Application Benchmarks

We use published SPEC results in order to find a competitive set of compiler flags [2]. Due to the missing smartheap library that is known to strongly influence C++ results, our C++ benchmark runs show noticeably lower performance. Most of our other CPU2006 benchmarks runtimes are in line with published results on both test platforms. The SPECint_rate_base2006 results depicted in Figure 2 show a consistent increase in power consumption with HT enabled. A performance penalty with HT enabled only occurs on the Westmere-EP platform. For minor runtime benefits the increased power consumption can worsen the overall energy efficiency in terms of Joule per workload. This is the case for 462.h264ref on Westmere-EP and for 456.hmmer on Sandy Bridge. A comparison of the runtime and energy bars between both platforms clearly shows that the HT implementation in the Sandy Bridge microarchitecture has been strongly improved in terms of both performance and energy efficiency.

The SPEC OMP benchmark characteristics differ significantly from CPU2006, as the participating tasks actually synchronize with each other and scalability therefore is an issue. The scalability of 314.mgrid, 318.galgel, and 320.equake is known to be poor [3], which explains the HT performance penalty shown in Figure 3. Additionally to the runtime increase, HT causes a power penalty that makes the HT disadvantage even worse in terms of energy efficiency. Benchmarks that do not scale poorly and are less memory bound than 312.swim typically benefit from Hyper-Threading. However, 330.art as well as the overall average show again that a minor performance advantage can come with a bigger energy efficiency disadvantage.
search project (01IH08008C). We thank Intel Germany for
cluster CoolSilicon (BMBF 13N10186) and the eeClust
ministerium für Bildung und Forschung via the Spitzen-
This work has been funded by the Bun-
imentimation, the use of SMT still needs to be care-
shows significant advancements of Intel’s SMT im-
10% even though the data throughput remains un-
sumption at the same time. Although our study
sumption of a Westmere-EP compute node by up to
increased power consumption. For parallel programs
performance gains typically outweigh the in-
energy consumption consistently for all workloads,
energy efficiency typically decreases.

5. CONCLUSION
This paper presents an in-depth study of SMT on
current x86_64 Intel processors. Using a sophisti-
cated power measurement methodology we extend
the traditional performance analysis by including
important energy efficiency aspects. A set of syn-
thetic low-level microbenchmarks is used to demon-
strate how the use of SMT increases the power con-
sumption of a Westmere-EP compute node by up to
10% even though the data throughput remains un-
changed. We also show that this deficiency of Intel’s
SMT implementation has been effectively removed
in the latest Sandy Bridge microarchitecture.

Compared to earlier processors, the newer SMT
implementation also provides more significant per-
formance gains when running application bench-
marks. Although the use of SMT still increases the
power consumption consistently for all workloads,
the performance gains typically outweigh the in-
creased power consumption. For parallel programs
that do not scale with the number of parallel tasks
(e.g. some of the SPEC OMP workloads), using
SMT may increase both runtime and power con-
sumption at the same time. Although our study
shows significant advancements of Intel’s SMT im-
plementation, the use of SMT still needs to be care-
fully considered—preferably not only with the run-
time but also the power consumption in mind.

Acknowledgment This work has been funded by the Bun-
desministerium für Bildung und Forschung via the Spitzens-
cluster CoolSilicon (BMGF 13N10186) and the eCloud re-
search project (01IH08008C). We thank Intel Germany for
providing us with an Intel Xeon E5-1280 evaluation system.

6. REFERENCES